午夜夜伦鲁鲁片免费无码-国产裸拍裸体视频在线观看-亚洲无码视频在线-学生妹亚洲一区二区-国产亚洲欧美日韩亚洲中文色

鑫景福致力于滿足“快速服務,零缺陷,輔助研發”PCBA訂購單需求。
行業新聞
行業新聞
Write PCB design rule checker tips
07Nov
Boy 0條評論

Write PCB design rule checker tips

Write PCB design rule checker tips
This paper describes a systematIC method to write PCB design rule checker (DRC) After obtaining PCB design with schematic generation tool, you can run DRC to find any violation of design rules These operations must be completed before starting subsequent processing. Developers who develop schematic generation tools must provide DRC tools that are accessible to most designers
Writing your own PCB design rule checker has many advantages Although the design checker is not that SIMple, it is not impossible, because any designer familiar with existing programming or script language can design the checker The advantages of this job are incalculable
PCB board


pcb board


However, general tools sold in the MARKet are usually not flexible enough to meet specifIC design requirements Therefore, customers must reflect new functional requirements to DRC tool developers, which usually requires a certain amount of money and time, especially when requirements are constantly updated Fortunately, most tool developers provide a convenient channel for customers to write their own DRC to meet specific needs However, this powerful tool has not yet been widely recognized or used This article provides a practical guide to using DRC tools to gain benefits
Since DRC must pass through PCB design, including each symbol, each pin code, each network, and each content, an unlimited number of "additional" files can be created if necessary As described in Section 4 0, DRC can mark any minor deviation that violates the design rules For example, one of the accompanying dossiers may contain all decoupling capacitors used in the design If the number of capacitors is lower or higher than the expected value, a red mark will be marketed [1] where there may be a power line dv/dt problem These profiles may be necessary, but not all commercial DRC tools can create them
Another advantage of DRC is that it can be easily updated to adapt to new design features, such as those factors that may affect design rules In addition, many other functions can be implemented once sufficient experience is gained in this field
For example, if you can write your own DRC, then you can write your own bill of material (BOM) creation tool, it can better handle specific user needs Alternatively, designers can flexibly write their own Verilog netlist analyzer in the design environment, for example, how to obtain Verilog models or time files of specific devices In fact, since DRC traverses the entire design circuit diagram, it can collect all effective information to output BOMs required for analog and/or PCB design verilog netlist analysis
It is a bit far fetched to discuss these topics without providing any code. In retrOSPect, we will use the circuit diagram acquisition tool as an example This article uses the ViewDraw tool developed by Mentor Graphics to connect to the PADS Designer product line In addition, we have adopted the ViewBase tool, which can be calLED to access the simplified C routine library of the ViewDraw database With the ViewBase tool, designers can easily use the C/C language to write a complete and efficient DRC tool for ViewDraw [2] [3] It should be noted that the basic principles discussed here also apply to any other PCB schematic tool
input file
In addition to the circuit diagram database, DRC also needs some input files to describe the specific situations that need to be handled, for example, automatically connect to the power plane using a valid grid name For example, if the power grid is named power, then the power plane will be automatically connected to the power plane using the backend package device (as applicable for ViewDrawpcbfwd) A list of input files is given below. These files must be placed in a fixed global location so that DRC can automatically find and read them, and then store the information in DRC at runtime
The file legal  u pwr  u net  u name is optional. The file contains all the legal network naMES of the power signal, such as VCC, V3_ 3P and VDD The names of layout/wiring tools in PCB should be case sensitive Generally, VCC is different from VCC or VCC VCC can be 5.0V power supply, and V3  u 3P can be 3.3V power supply* The file legal_ pwr_ net_ Name is optional, because the backend wrapper device profile must usually contain a combination of powerline network names If you use the CADence Design Systems Allegro routing tool, the pcbfwd file name is Allegro cfg and has the following entry parameters:
Ground: VSS CGND GND GROUND
Power supply: VCC VDD VEE V3_ 3P V2_ 5P 5V 12V
If the DRC can read the allegro. Use cfg files directly instead of legal_ pwr_ net_ name, it will get better results (ie less chance of introducing errors).
Some symbols must have external power cord pins because they are not connected to the regular power cord layer For example, VCC pin of ECL device can be connected to VCC or ground; Its V-pin can be grounded or - 5.0V plane In addition, the power line pin can also reach the power line layer

he above is the explanation given by the editor of pcb circuit board company.
If you want to know more about PCBA, you can go to our company's home page to learn about it.
In addition, our company also sells various circuit boards,
High frequency circuit board and SMT chip are waiting for your presence again.

點擊
然后
聯系
主站蜘蛛池模板: 乌克兰粉嫩xxx极品hd| 99精品国产福利在线观看| 国产精品高清一区二区三区| 国产又黄又硬又湿又黄的视| 免费在线观看av| 久久亚洲精品成人无码| 国产美女脱的黄的全免视频| 黑人大荫蒂老太大| 牲欲强的熟妇农村老妇女视频 | 亚洲精品av中文字幕在线| 7777精品伊人久久久大香线蕉| 国产精品欧美久久久久久日木一道 | 男女裸交免费无遮挡全过程 | 天堂无码人妻精品一区二区三区| 国产aⅴ爽av久久久久电影渣男| 无码av专区丝袜专区| 久久97超碰色中文字幕总站 | 欧美一区二区三区啪啪| 国产精品狼人久久久久影院| 国产做爰xxxⅹ久久久| 中文字幕久久综合伊人| 精品 日韩 国产 欧美 视频| 一区二区三区乱码在线 | 欧洲| 特级婬片国产高清视频| 人妻中文字幕无码系列| 天天爽| 国产成人精品亚洲日本在线 | 国产v片在线播放免费无码| 亚洲精品乱码久久久久久久久久久久| 激情内射亚洲一区二区三区爱妻| 日本亚欧热亚洲乱色视频| 高清乱码一区二区三区| 国产一区二区三区在线2021| 日韩精品无码中文字幕电影| 伊在人亚洲香蕉精品区| 久久影院综合精品| 免费无码又爽又刺激成人| 亚洲成在人线在线播放无码| 扒开双腿吃奶呻吟做受视频| 夜夜添无码一区二区三区| 色悠久久久久综合网国产|